Abstruct -The application of 81 solder bump technique for contacting a multi electrode sensor/sctuator system is presented Techniques adapted from literature could successfully be scaled down to 55x55 pm bumps at 120 pm heart-to-heart spacing.
INTRODUCTION
A three-dimensional multi eIectrode array for use in intraneural stimulation and recording is being developed in our group [1, 2, 3] . The array consists of silicon needles embedded in epoxy. The needle shafts are insulated, at the tips an iridium oxide electrode is present. At the backside of the device, the 128 needles can be contacted through a 4x32 array of nickel pads, 55x55 jm large at 120 pm spacing. Figure 1 shows a cross section of the multi electrode array connected through Pb/Sn-solder bumps to a CMOS chip, containing multiplexers, current sources and buffer amplifiers. The solder bumps are then constructed by electroplating through cavities in a pattemed photo resist layer, using the copper layer (deposited as a blanket over the whole wafer) as a cathode for the plating process [4]. Plating parameters (bath composition and plating current) in a fluoroborate bath were adjusted to get a 40% Pb / 60% Sn solder bump with a low melting point (185 "C). Figure 2 shows a schematic cross section of the bump after resist removal. A 12 pm thick layer of photo resist (needed to limit mushrooming during the electroplating process) is obtained by spinning multiple layers of resist.
Subsequently, the BLM is etched using the solder bumps as a mask. The copper can be etched selectively in ammonium persulfate, the Cu-Cr and Cr layers are etched in a potassium hexacyanoferrate based etchant. Now the bumps are reflowed in hot oil using a flux. Figure  3 shows a schematic cross section of a bump after this step.
Finally, after aligning, the multi electrode array will be joined to the chip by a secand reflow, againg using a flux at 185 "C.
RESULTS
Using the process described above, a solder bump array with high uniformity could be obtained. figure 3) . The pictures shown are all from bumps realized on test structures on silicon wafers, not on the final CMOS chip. These test structures (using the same dimensions as in our application) could be successfully connected to each other. Ohmic contacts with a resistivity of 8 f 4 R (mean f SD) were obtained.
DISCUSSION AND co"LUSI0NS
Reflowed bumps were analyzed using Electron DifEracton
X-Ray Spectroscopy O X ) ,
showing Cu-Sn intermetallic layers and Pb phases in the bump. The intermetallic layers are important because they determine the mechanical strength of the bumps.
The solder composition could be controlled within a 15 % range, but the electroplating parameters may be optimized more. The spread in bump height was found to be within an acceptable range for reliable contacts after reflow. The composition and morphology of the electroplated bumps is still under investigation. Also, instead of the Pb/Sn-bumps we use other materials may be employed, providing melting points as low as 70 "C (Indium / Bismuth alloys). Only the electrodeposition process will then be changed, so our process is easily adaptable for other applications.
In conclusion, solder bump interconnections using the process described offers good prospects for high density interconnections with a very fine pitch (down to approximately 80 pn). It can be used for joining vulnerable structures with multiple contacts, such as our electrode array.
